Regviz

Freescale Semiconductor /MK61F15WS /PORTB /DFCR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DFCR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MK61F15WS/PORTD/DFCR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)CS 0RESERVED

CS=0

Description

Digital Filter Clock Register

Fields

CS

Clock Source

0 (0): Digital Filters are clocked by the bus clock.

1 (1): Digital Filters are clocked by the 1 kHz LPO clock.
RESERVED

no description available

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data